

WHAT IS CLAIMED IS:

SW
C1

1. A semiconductor device, comprising:
a plurality of chips, which are integrally sealed;
a test signal input terminal for receiving an
externally supplied test signal;

a test result output terminal for outputting a test
result of said plurality of chips to outside; and

control signal input terminals for receiving
externally supplied test control signals,

the test signal inputted from said test signal input
terminal being successively transferred through said
plurality of chips, and

the test control signals inputted from said control
signal input terminals being individually supplied to
each of said plurality of chips.

2. The semiconductor device as set forth in claim 1,
wherein said plurality of chips are connected to each
other via said test result output terminal.

3. A semiconductor device, comprising:
a plurality of chips, which are integrally sealed;
a test signal input terminal for receiving an
externally supplied test signal;

a test result output terminal for outputting a test

00646966 074300

1. The first part of the document is a list of references. The references are listed in two columns. The left column contains references 1 through 10, and the right column contains references 11 through 20. The references are as follows:

1. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.	11. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.
2. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.	12. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.
3. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.	13. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.
4. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.	14. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.
5. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.	15. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.
6. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.	16. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.
7. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.	17. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.
8. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.	18. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.
9. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.	19. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.
10. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.	20. J. H. Van Veen, <i>IEEE Trans. on Acoust., Speech, and Signal Processing</i> , 38 , 1, 1990.

- 32 -

circuit for controlling the chip, test commands/...
...ed to said control...
...als to be used in...
...h chip,
...nds/data input to...
... the test commands...
...rst stage, and th...
...f a chip of a pr...
...d to the test...
...p of a following...
...ut terminal of a...
... a test commands/...
... input terminals c...
...d in the test bei...
...ut terminals of t...
...ductor device in w...
...ly sealed, compris...
...er provided betwe...
...output terminals c...
...circuit for controlli...
...ip, test commands/c...
...ed to said control...

a control circuit for controlling said test register for testing the chip, test commands/data input and output terminals connected to said control circuit, and input

54
c/

terminals of signals, connected to said control circuit, to be used in the test, which are all mounted on each chip,

002420 3551560
0345056 074300

a test commands/data input terminal of a device being connected to the test commands/data input terminal of a chip of a first stage, and the test commands/data output terminal of each chip being connected to a corresponding output terminal of the device and serially to the test commands/data input terminal of a chip of a following stage via the output terminal of the device, and input terminals of the device for the signals to be used in the test being connected to the corresponding input terminals of the signals of each chip.

7. A semiconductor device in which a plurality of chips are integrally sealed, comprising:

a test register provided between a core logic and each of input and output terminals of each chip; and

a control circuit for controlling the test register for testing the chip, test commands/data relay input and output terminals connected to said control circuit, and output terminals of signals to be used in the test outputted from the control circuit, which are all mounted on a chip of a first stage,

test commands/data input and output terminals of a

Journal of the American Medical Association

~~add~~

